



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/084,348	02/28/2002	Tadayoshi Kobori	FUJI 126	5632
23995	7590 07/16/2004		EXAMINER	
RABIN & Berdo, PC 1101 14TH STREET, NW			KNOLL, CLIFFORD H	
SUITE 500	SIREEI, NW .		ART UNIT	PAPER NUMBER
WASHINGTON, DC 20005			2112	
			DATE MAILED: 07/16/200	4

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
Office Assistant Company	10/084,348	KOBORI, TADAYOSHI				
Office Action Summary	Examiner	Art Unit				
	Clifford H Knoll	2112				
The MAILING DATE of this communication ap Period for Reply	pears on the cover sheet with the	correspondence address				
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a replection of the period for reply is specified above, the maximum statutory period Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply be tipoly within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from e. cause the application to become ABANDONI	mely filed ys will be considered timely. n the mailing date of this communication. ED (35 U.S.C. § 133).				
Status						
1)⊠ Responsive to communication(s) filed on 24 J	lune 2002.					
3) Since this application is in condition for allowa	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
4) ⊠ Claim(s) 1-20 is/are pending in the application 4a) Of the above claim(s) is/are withdra 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) 1-20 is/are rejected. 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction and/or	awn from consideration.					
Application Papers						
 9) The specification is objected to by the Examin 10) The drawing(s) filed on 24 June 2002 is/are: a Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Examin 	a) \boxtimes accepted or b) \square objected to editable drawing(s) be held in abeyance. So ction is required if the drawing(s) is of	ee 37 CFR 1.85(a). bjected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority document application from the International Bureat* See the attached detailed Office action for a list	nts have been received. Its have been received in Applicatority documents have been received in CPCT Rule 17.2(a)).	tion No red in this National Stage				
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 Paper No(s)/Mail Date	4) Interview Summar Paper No(s)/Mail D 5) Notice of Informal 6) Other:					

Art Unit: 2112

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-20 are rejected under 35 U.S.C. 102(e) as being anticipated by Liu (US 6219797).

Regarding claim 1, Liu discloses the central processing unit that operates with one of a first clock and a second clock, the second clock having a shorter period than the first clock (e.g., col. 11, lines 61-67); a clock generating circuit for generating the second clock upon receiving a start signal (e.g., Fig. 3, follow "SWB=1 and external activity occurs" branch); a clock switching circuit for normally supplying the first clock to the central processing unit to cause the central processing unit to operate with the first clock, and for supplying the second clock, instead of the first clock, to the central processing unit to cause the central processing unit to operate with the second clock when a predetermined condition is present (e.g., Fig. 5); and an interrupt control circuit for supplying the start signal to both the central processing unit and the second clock generating circuit when the interrupt control circuit receives an interrupt request signal, the

Art Unit: 2112

start signal being supplied to the second clock generating circuit without passing through the central processing circuit, the start signal causing the central processing unit to start preparation for the interruption (e.g., Fig. 5, "interrupt/serial port"; col. 13, lines 31-36).

Regarding claim 2, Liu also discloses the interrupt control circuit simultaneously supplies the start signal to the central processing unit and the second clock generating circuit (e.g., col. 13, lines 31-36).

Regarding claim 3, Liu also discloses the predetermined condition is present when the central processing circuit completes the preparation for the interruption, and oscillation of the second clock derived from the second clock generating circuit becomes stable (e.g., col. 14, lines 55-57).

Regarding claim 4, Liu also discloses wherein the predetermined condition is present when the longer of a time needed for the central processing circuit to complete the preparation for the interruption and a time needed for second clock oscillation to become stable elapses (e.g., col. 13, lines 36-40).

Regarding claim 5, Liu also discloses wherein the central processing unit starts processing interruption data at a high speed upon receiving the second clock (e.g., col. 13, lines 29-33).

Regarding claim 6, Liu also discloses wherein the preparation for the interruption and generation of the second clock are initiated at substantially the same time (e.g., col. 13, lines 33-36).

Art Unit: 2112

Regarding claim 7, Liu also discloses wherein the start signal is supplied in parallel to the central processing unit and the second clock generating circuit (e.g., col. 13, lines 33-36).

Regarding claim 8, Liu discloses the central processing unit adapted to operate with a first clock; a clock generating circuit for generating a second clock upon receiving an interrupt request signal, the second clock having a shorter period than the first clock (e.g., Fig. 5); and an interrupt control circuit for storing interruption data in accordance with the second clock, and for supplying a start signal to the central processing unit upon receiving the interrupt request signal (e.g., col. 13, lines 33-36), to cause the central processing unit to start preparation of the interruption and feeding the interruption data to the central processing unit after the central processing unit completes the preparation of the interruption such that the central processing data performs the interruption with the interruption data (e.g., col. 13, lines 36-42).

Regarding claim 9, Liu also discloses wherein the interrupt control circuit stores the interruption data after supplying the start signal to the central processing unit (e.g., col. 13, lines 36-42).

Regarding claim 10, Liu also discloses the interrupt request signal is supplied to the clock generating circuit without passing through the interrupt control circuit (e.g., col. 13, lines 36-42).

Regarding claim 11, Liu also discloses wherein the second clock has a short period sufficient not to cause an overflow of the interruption data (e.g., col. 13, lines 33-36, 40-42).

Art Unit: 2112

Regarding claim 12, Liu also discloses wherein the clock generating circuit and the interrupt control circuit receive the interrupt request signal at substantially the same time (e.g., col. 13, lines 29-33).

Regarding claim 13, Liu also discloses the interrupt control circuit stores the interruption data after oscillation of the second clock produced from the clock generating circuit becomes stable (e.g., col. 13, lines 36-40).

Regarding claim 14, Liu also discloses the central processing circuit performs the interruption in accordance with the first clock (e.g., col. 13, lines 7-17).

Regarding claim 15, Liu also discloses wherein the preparation of the interruption and generation of the second clock are initiated at substantially the same time (e.g., col. 13, lines 29-33).

Regarding claim 16, Liu also discloses the start signal is supplied to the central processing unit at substantially the same time the interrupt request signal is supplied to the clock generating circuit (e.g., col. 13, lines 29-33).

Regarding claim 17, Liu discloses central processing means adapted to operate with one of a first clock and a second clock, the second clock having a shorter period than the first clock; means for generating the second clock upon receiving a start signal; means for normally supplying the first clock to the central processing means to cause the central processing means to operate with the first clock, and for supplying the second clock, instead of the first clock, to the central processing means to cause the central processing means to operate with the second clock when a predetermined condition is present (e.g., Fig. 5); and

Art Unit: 2112

means for supplying the start signal in parallel to both the central processing means and the second clock generating means upon receiving an interrupt request signal, the start signal causing the central processing means to start preparation for the interruption (e.g., col. 13, lines 31-42).

Regarding claim 18, Liu also discloses the means for supplying the start signal simultaneously supplies the start signal to the central processing means and the second clock generating means (e.g., col. 13, lines 31-36).

Regarding claim 19, Liu discloses central processing means adapted to operate with a first clock; means for generating a second clock upon receiving an interrupt request signal, the second clock having a shorter period than the first clock; means for storing interruption data in accordance with the second clock (e.g., Fig. 5); means for supplying a start signal to the central processing means upon receiving the interrupt request signal, to cause the central processing means to start preparation of the interruption (e.g., col. 13, lines 38-42); and means for feeding the interruption data to the central processing means after the central processing means completes the preparation of the interruption such that the central processing means performs the interruption with the interruption data in accordance with the first clock (e.g., col. 13, lines 19-28).

Regarding claim 20, Liu also discloses the means for storing the interruption data stores the interruption data after the means for supplying the start signal supplies the start signal to the central processing means (e.g., col. 13, lines 38-42).

Art Unit: 2112

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Watts (US 6732284) also discloses different clocks with independent start means (e.g., Fig. 3; col. 10, lines 62-65).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Clifford H Knoll whose telephone number is 703-305-8656. The examiner can normally be reached on M-F 0630-1500.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark H Rinehart can be reached on 703-305-4815. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

What Money

Khanh Dang Primary Examiner

chk